## Method for fabricating a semiconductor structure including a metal oxide interface with silicon

Method	TOI	(antibolisting)	a semice	nductor s	enusoum	including	$\varepsilon$
metal or	dde	gailtealudal lw coahelal	th silicon				×.

metal oxide i	nterizes with Silicon				
Patent Number:	□ <u>EP1096042</u>				
Publication date:	2001-05-02				
Inventor(s):	RAMDANI JANAL (US); YU ZHIYI JIMMY (US); DROOPAL RAVINDRANATH (US)				
Applicant(s):	MOTOROLA INC (US)				
Requested Patent:	☐ <u>JP2001189312</u>				
Application Number:	EP20000122969 20001023				
Priority Number(s):	US19990425945 19991025				
IPC Classification:	C30B25/02; C30B29/16				
EC Classification:	C30B25/02				
EC Classification:	C30B25/02+29/32; C30B25/02+29/16				
Equivalents: CN1302080					

## **Abstract**

A method of fabricating a semiconductor structure including the steps of providing a silicon substrate (10) having a surface (12), forming on the surface (12) of the silicon substrate (10), by atomic layer deposition (ALD), a seed layer (20;20') characterised by a silicate material and forming, by atomic layer deposition (ALD) one or more layers of a high dielectric constant oxide (40) on the seed layer (20;20').